DSpace About DSpace Software
 

Dyuthi @ CUSAT >
e-SCHOLARSHIP >
Computer Science >
Faculty >
Dr. K Poulose Jacob >

Please use this identifier to cite or link to this item: http://purl.org/purl/3863

Title: A new look at reversible logic implementation of decimal adder
Authors: Poulose Jacob,K
Rekha, James K
Shahana, T K
Sreela Sasi
Keywords: BCD adder
decimal arithmetic
reversible logic
garbage output
Issue Date: 20-Nov-2007
Publisher: IEEE
Abstract: Reversibility plays a fundamental role when logic gates such as AND, OR, and XOR are not reversible. computations with minimal energy dissipation are considered. Hence, these gates dissipate heat and may reduce the life of In recent years, reversible logic has emerged as one of the most the circuit. So, reversible logic is in demand in power aware important approaches for power optimization with its circuits. application in low power CMOS, quantum computing and A reversible conventional BCD adder was proposed in using conventional reversible gates.
Description: System-on-Chip, 2007 International Symposium on
URI: http://dyuthi.cusat.ac.in/purl/3863
Appears in Collections:Dr. K Poulose Jacob

Files in This Item:

File Description SizeFormat
A new look at reversible logic implementation of decimal adder.pdfPdF336.09 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback