Poulose Jacob,K; Sreela Sasi; Rekha, James K; Shahana, T K; Babita, Jose R(IEEE, May 18, 2008)
[+]
[-]
Abstract:
The recent trends envisage multi-standard
architectures as a promising solution for the future wireless
transceivers. The computationally intensive decimation filter
plays an important role in channel selection for multi-mode
systems. An efficient reconfigurable implementation is a key to
achieve low power consumption. To this end, this paper presents
a dual-mode Residue Number System (RNS) based decimation
filter which can be programmed for WCDMA and 802.11a
standards. Decimation is done using multistage, multirate finite
impulse response (FIR) filters. These FIR filters implemented in
RNS domain offers high speed because of its carry free
operation on smaller residues in parallel channels. Also, the FIR
filters exhibit programmability to a selected standard by
reconfiguring the hardware architecture. The total area is
increased only by 33% to include WLANa compared to a single
mode WCDMA transceiver. In each mode, the unused parts of
the overall architecture is powered down and bypassed to attain
power saving. The performance of the proposed decimation
filter in terms of critical path delay and area are tabulated
Description:
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on
Pages
952-955