Analysis and Design of an Adaptive Polynomial Predistorter with the Loop Delay Estimator

Dyuthi/Manakin Repository

Analysis and Design of an Adaptive Polynomial Predistorter with the Loop Delay Estimator

Show full item record

Title: Analysis and Design of an Adaptive Polynomial Predistorter with the Loop Delay Estimator
Author: Donghyun,Kim; Sangseol,Lee
Abstract: Most adaptive linearization circuits for the nonlinear amplifier have a feedback loop that returns the output signal oj'tne eunplifier to the lineurizer. The loop delay of the linearizer most be controlled precisely so that the convergence of the linearizer should be assured lot this Letter a delay control circuit is presented. It is a delay lock loop (ULL) with it modified early-lute gate and can he easily applied to a DSP implementation. The proposed DLL circuit is applied to an adaptive linearizer with the use of a polynomial predistorter, and the simulalion for a 16-QAM signal is performed. The simulation results show that the proposed DLL eliminates the delay between the reference input signal and the delayed feedback signal of the linearizing circuit perfectly, so that the predistorter polynomial coefficients converge into the optimum value and a high degree of linearization is achieved
URI: http://dyuthi.cusat.ac.in/purl/1386
Date: 2002-07-20


Files in this item

Files Size Format View Description
Analysis and de ... h loop delay estimator.PDF 536.5Kb PDF View/Open PDF

This item appears in the following Collection(s)

  • Publications [123]
    This collection consists of published and unpublished working papers of Electronics

Show full item record

Search Dyuthi


Advanced Search

Browse

My Account